

## CPE/EE 422/522 Advanced Logic Design L03

Electrical and Computer Engineering  
University of Alabama in Huntsville

### Outline

- What we know
  - Combinational Networks
    - Analysis, Synthesis, Simplification, Building Blocks, PALs, PLAs, ROMs
  - Sequential Networks: Basic Building Blocks
- What we do not know
  - Design: Mealy, Moore
  - Sequential Network Timing
  - Setup and hold times
  - Max clock frequency


03/06/2003

UAH-CPE/EE 422/522 ©AM

2

### Sequential Networks

- Have memory (state)
  - Present state depends not only on the current input, but also on all previous inputs (history)
  - Future state depends on the current input and state



$$Z(t) = F(X(t), Q(t))$$

$$Q(t^+) = G(X(t), Q(t))$$


Flip-flops are commonly used as storage devices:  
D-FF, JK-FF, T-FF

03/06/2003

UAH-CPE/EE 422/522 ©AM

3

### Review: Clocked D Flip-Flop with Rising-edge Trigger




The next state in response to the rising edge of the clock is equal to the D input before the rising edge

03/06/2003

UAH-CPE/EE 422/522 ©AM

4

### Review: Clocked JK Flip-Flop



Next state  $Q^+ = JQ' + K'Q$


- JK = 00 => no state change occurs
- JK = 10 => the flip-flop is set to 1, independent of the current state
- JK = 01 => the flip-flop is always reset to 0
- JK = 11 => the flip-flop changes the state  $Q^+ = Q'$

03/06/2003

UAH-CPE/EE 422/522 ©AM

5

### Review: Clocked T Flip-Flop



Next state  $Q^+ = QT' + Q'T = Q \oplus T$


- T = 1 => the flip-flop changes the state  $Q^+ = Q'$
- T = 0 => no state change

03/06/2003

UAH-CPE/EE 422/522 ©AM

6

## Review: S-R Latch, Transparent D-Latch




03/06/2003

UAH-CPE/EE 422/522 ©AM

7

## Mealy Sequential Networks

General model of Mealy Sequential Network




- (1) X inputs are changed to a new value
- (2) After a delay, the Z outputs and next state appear at the output of CM
- (3) The next state is clocked into the state register and the state changes

03/06/2003

UAH-CPE/EE 422/522 ©AM

8

## An Example: 8421 BCD to Excess3 BCD Code Converter




03/06/2003

UAH-CPE/EE 422/522 ©AM

9

## State Graph and Table for Code Converter




03/06/2003

UAH-CPE/EE 422/522 ©AM

10

## State Assignment Rules

- I. States which have the same next state (NS) for a given input should be given adjacent assignments (look at the columns of the state table).
  - II. States which are the next states of the same state should be given adjacent assignments (look at the rows).
  - III. States which have the same output for a given input should be given adjacent assignments.
- I. (1,2) (3,4) (5,6) (in the X=1 column, S1 and S2 both have NS S4; in the X=0 column, S3 & S4 have NS S5, and S5 & S6 have NS S6)
- II. (1,2) (3,4) (5,6) (S1 & S2 are NS of S0; S3 & S4 are NS of S1; and S5 & S6 are NS of S4)
- III. (0,1,4,6) (2,3,5)



03/06/2003

UAH-CPE/EE 422/522 ©AM

11

## Transition Table

PS	NS		Z		Q1*Q2*Q3*	Z
	X=0	X=1	X=0	X=1		
000	100	101	1	0		
100	111	110	1	0		
101	110	110	0	1		
111	011	011	0	1		
110	011	010	1	0		
011	000	000	0	1		
010	000	xxx	1	x		
001	xxx	xxx	x	x		


S0 = 000, S1 = 100, S2 = 101, S3 = 111, S4 = 110, S5 = 011, S6 = 010

03/06/2003

UAH-CPE/EE 422/522 ©AM

12

## K-maps




03/06/2003

UAH-CPE/EE 422/522 ©AM

13

## Realization



03/06/2003



UAH-CPE/EE 422/522 ©AM

14

## Sequential Network Timing

- Code converter
  - $X = 0010\_1001 \Rightarrow Z = 1110\_0011$

Changes in X are not synchronized with active clock edge  $\Rightarrow$  glitches (false output), e.g. at tb




03/06/2003

UAH-CPE/EE 422/522 ©AM

15

## Sequential Network Timing (cont'd)

Timing diagram assuming a propagation delay of 10 ns for each flip-flop and gate (State has been replaced with the state of three flip-flops)




03/06/2003

UAH-CPE/EE 422/522 ©AM

16

## Setup and Hold Times

- For a real D-FF
  - D input must be stable for a certain amount of time before the active edge of clock cycle  $\Rightarrow$  Setup time
  - D input must be stable for a certain amount of time after the active edge of the clock  $\Rightarrow$  Hold time
- Propagation time: from the time the clock changes to the time the output changes



Manufacturers provide minimum  $t_{su}$ ,  $t_h$ , and maximum  $t_{plh}$ ,  $t_{phl}$

03/06/2003

UAH-CPE/EE 422/522 ©AM

17

## Maximum Clock Frequency

$t_{c \max}$  - Max propagation delay through the combinational network

$t_{p \max}$  - Max propagation delay from the time the clock changes to the flip-flop output changes ( $= \max(t_{plh}, t_{phl})$ )

$t_{ck}$  - Clock period

$$t_{c \max} + t_{p \max} \leq t_{ck} - t_{su}$$


Example:

$$t_{c \max} = 15 \text{ ns}, t_{su} = 5 \text{ ns}, t_{gate} = 15 \text{ ns}$$

$$t_{ck} \geq t_{c \max} + t_{p \max} + t_{su}$$

$$t_{ck} = 2 * 15 + 15 + 5 = 50 \text{ ns}$$

$$f_{\max} = \frac{1}{50 \text{ ns}} = 20 \text{ MHz}$$



03/06/2003

UAH-CPE/EE 422/522 ©AM

18

## Hold Time Violation

- Occur if the change in Q fed back through the combinational network and cause D to change too soon after the clock edge

Hold time is satisfied if:

$$t_p \min + t_c \min \geq t_h$$

What about X?


Make sure that input changes propagate to the flip-flops inputs such that setup time is satisfied.

$$t_x \geq t_{cx \max} + t_{su}$$

Make sure that X does not change too soon after the clock.

If X changes at time y after the active edge, hold time is satisfied if

$$t_y \geq t_h - t_{cx \min}$$



03/06/2003

UAH-CPE/EE 422/522 ©AM

19


## Moore Sequential Networks

Outputs depend only on present state!

$$X = x_1 x_2 \dots x_n$$

$$Q = Q_1 Q_2 \dots Q_k$$

$$Z = z_1 z_2 \dots z_m$$



$$Z(t) = F(Q(t))$$

$$Q(t^+) = G(X(t), Q(t))$$


03/06/2003

UAH-CPE/EE 422/522 ©AM

20

## General Model of Moore Sequential Machine

Outputs depend only on present state!



$$X = x_1 x_2 \dots x_n$$

$$Q = Q_1 Q_2 \dots Q_k$$

$$Z = z_1 z_2 \dots z_m$$

$$Q(t^+) = G(X(t), Q(t))$$


$$Z(t) = F(Q(t))$$

03/06/2003

UAH-CPE/EE 422/522 ©AM

21

## Code Converter: Moore Machine




03/06/2003

UAH-CPE/EE 422/522 ©AM

22

## Code Converter: Moore Machine



Do we need state S0?

How many states does Moore machine have?

How many states does Mealy machine have?


03/06/2003

UAH-CPE/EE 422/522 ©AM

23

## Moore Machine: State Table

PS	NS	Z	
X=0	X=1		
S0	S1	S2	0
S1	S3	S4	1
S2	S4	S5	0
S3	S6	S7	1
S4	S7	S8	0
S5	S7	S8	1
S6	S9	S10	0
S7	S9	S10	1
S8	S10	-	0
S9	S1	S2	0
S10	S1	S2	1



Note: state S0 could be eliminated (S0 == S9), if S9 was start state!

03/06/2003

UAH-CPE/EE 422/522 ©AM

24


## Moore Machine Timing

- $X = 0010\_1001 \Rightarrow Z = 1110\_0011$

Moore



Mealy



03/06/2003

UAH-CPE/EE 422/522 ©AM


25

## State Assignments

### Guidelines to reduce the amount of combinational logic

- States which have the same next state (NS) for a given input should be given adjacent assignments (look at the columns of the state table).
  - States which are the next states of the same state should be given adjacent assignments (look at the rows).
  - States which have the same output for a given input should be given adjacent assignments.
- Rule I: (S0, S9, S10), (S4, S5), (S6, S7)  
 Rule II: (S1, S2), (S3, S4), (S4, S5), (S6, S7), (S7, S8), (S9, S10)  
 Rule III: (S0, S2, S4, S6, S8, S9)  
 (S1, S3, S5, S7, S10)

- S0 - 0010
- S1 - 0111
- .....
- S10 - 0100



NS	X=0	X=1	Z
S0	S1	S2	0
S1	S3	S4	0
S2	S4	S5	0
S3	S6	S7	0
S4	S7	S8	0
S5	S7	S8	1
S6	S9	S10	0
S7	S9	S10	0
S8	S10	0	0
S9	S1	S2	0
S10	S1	S2	1

03/06/2003


UAH-CPE/EE 422/522 ©AM

26

## Moore Machine: Another Example

### A Converter for Serial Data Transmission: NRZ-to-Manchester

- Coding schemes for serial data transmission
  - NRZ: nonreturn-to-zero
  - NRZI: nonreturn-to-zero-inverted
    - 0 in input sequence - the bit transmitted is the same as the previous bit;
    - 1 in input sequence - transmit the complement of the previous bit
  - RZ: return-to-zero
    - 0 - 0 for full bit time; 1 - 1 for the first half, 0 for the second half
  - Manchester




03/06/2003

UAH-CPE/EE 422/522 ©AM

27

## Moore Network for NRZ-to-Manchester




03/06/2003

UAH-CPE/EE 422/522 ©AM

28

## Moore Network for NRZ-to-Manchester



Present State	Next State		Present Output (Z)
	X = 0	X = 1	
S0	S1	S3	0
S1	S2	-	0
S2	S1	S3	1
S3	-	S0	1


03/06/2003

UAH-CPE/EE 422/522 ©AM

29

## Synchronous Design

- Use a clock to synchronize the operation of all flip-flops, registers, and counters in the system
  - all changes occur immediately following the active clock edge
  - clock period must be long enough so that all changes flip-flops, registers, counters will have time to stabilize before the next active clock edge
- Typical design: Control section + Data Section



Sequential machine to generate control signals to control the operation of data section


03/06/2003

UAH-CPE/EE 422/522 ©AM

30

## An Example

- Data section //  $s = n * (n+a)$  //  
R1=n, R2=a // R1=s
- Design flowchart for SMUL operation
- Design Control section
- S0 S1 F  
0 0 B  
0 1 B - C0  
1 0 B + C0  
1 1 A + B




03/06/2003

UAH-CPE/EE 422/522 ©AM

31

## Timing Chart for System with Falling-edge Devices




03/06/2003

UAH-CPE/EE 422/522 ©AM

32

## Timing Chart for System with Rising-edge Devices



03/06/2003

UAH-CPE/EE 422/522 ©AM

33

## Principles of Synchronous Design

- Method
  - All clock inputs to flip-flops, registers, counters, etc., are driven directly from the system clock or from the clock ANDed with a control signal
- Result
  - All state changes occur immediately following the active edge of the clock signal
- Advantage
  - All switching transients, switching noise, etc., occur between the clock pulses and have no effect on system performance

03/06/2003

UAH-CPE/EE 422/522 ©AM

34

## Asynchronous Design

- Disadvantage - More difficult
  - Problems
    - Race conditions: final state depends on the order in which variables change
    - Hazards
  - Special design techniques are needed to cope with races and hazards
- Advantages = Disadvantages of Synchronous Design
  - In high-speed synchronous design propagation delay in wiring is significant => clock signal must be carefully routed so that it reaches all devices at essentially same time
  - Inputs are not synchronous with the clock - need for synchronizers
  - Clock cycle is determined by the worst-case delay

03/06/2003

UAH-CPE/EE 422/522 ©AM

35

## To Do

- Read
  - Textbook chapters 1.6, 1.7, 1.8, 1.10, 1.11, 1.12

03/06/2003

UAH-CPE/EE 422/522 ©AM

36