CPE/EE 422/522
Advanced Logic Design
LOU
Electrical and Computer Engineering
University of Alabama in Huntsville

## Outline

- What we know
- Combinational Networks
- Analysis, Synthesis, Simplification, Building Blocks, PALs, PLAs, ROM
- Sequential Networks: Basic Building Blocks
- What we do not know
- Design: Mealy, Moore
- Sequential Network Timing
- Setup and hold times
- Max clock frequency

| $03 / 06 / 2003$ | UAH-CPE/EE 422/522@AM | 2 |
| :--- | :--- | :--- |



Review: Clocked D Flip-Flop with Rising edge Trigger


The next state in response to the rising edge of the clock is equal to the $D$ input before the rising edge

| $03 / 06 / 2003$ | $\mathrm{UAH}-\mathrm{CPE} /$ FE $422 / 522$ @AM | 4 |
| :--- | :--- | :--- |






## State Graph and Table for Code Converter





## Sequential Network Timing (cont'd)

Timing diagram assuming a propagation delay
of 10 ns for each flip-flop and gate
(State has been replaced with the state of three flip-flops)


03/06/2003 UAH-CPE/EE 422/522@AM
16






| State Assignments |  |
| :---: | :---: |
| Guidelines to reduce the amount of combinational logic <br>  $\qquad$ |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
| (e) |  |
|  |  |
|  | , |
|  |  |
| 10 0080808 |  |
|  |  |




## Asynchronous Design

- Disadvantage - More difficult
- Problems
- Race conditions: final state depends on the order in which variables change
- Hazards
- Special design techniques are needed to cope with races and hazards
- Advantages = Disadvantages of Synchronous Design
- In high-speed synchronous design propagation delay in wiring is significant => clock signal must be carefully routed so that it reaches all devices at essentially same time
- Inputs are not synchronous with the clock need for synchronizers
- Clock cycle is determined by the worst-case delay


## Principles of Synchronous Design

## - Method

- All clock inputs to flip-flops, registers, counters, etc., are driven directly from the system clock or from the clock ANDed with a control signal


## - Result

- All state changes occur immediately following the active edge of the clock signal
- Advantage
- All switching transients, switching noise, etc., occur between the clock pulses and have no effect on system performance
03/06/2003 UAH-CPE/EE 422/522@AM $\quad 34$


## To Do

## - Read

- Textbook chapters 1.6, 1.7, 1.8, 1.10, 1.11, 1.12

